Blog Archives

How fast are DMA transfers on Xilinx Zynq?

According to many online sources ([1], [2], …), it is possible to find out various possible data transfer speeds between the Xilinx Zynq’s Processing System and Programmable Logic. There are several ways how to connect the user FPGA logic to

FacebookTwitterGoogle+Share
Posted in News

Why hardware coherency matters…

Many users around the Internet who are utilizing the Xilinx Zynq for their applications are asking about the data transfers between the Processing System and Programmable Logic. How to build a Linux-based application talking to their FPGA firmware. Another issue

FacebookTwitterGoogle+Share
Posted in News

RSoC Framework and the DPDK

We are happy to announce a great synergy between the RSoC Framework and DPDK. The RSoC Framework is a system providing various (high-performance or low-latency) data transfers with respect to the underlying architecture which is usually a CPU with an

FacebookTwitterGoogle+Share
Posted in News

RSoC Framework simple FPGA loopback demonstration

Some Xilinx Zynq (or Altera Cyclone V SoC) applications require a huge amount of data to be processed by an FPGA accelerator and then sent back to the ARM processor immediately. The goal of this demonstration is to show how

FacebookTwitterGoogle+Share
Posted in Case Studies

RSoC Framework at SPS IPC Drives 2015

Meet RSoC Framework at SPS IPC Drivers 2015 Europe’s leading exhibition for electric automation. From 24 to 26 November 2015 in Nuremberg. RSoC Framework will be presented by local partner Ingenieurbüro Dübon at Hall 8-408.

FacebookTwitterGoogle+Share
Posted in News

DPDK for ARM has been merged to mainline

We are glad to announce that the DPDK community has finally accepted our ARMv7 patch set into the DPDK mainline. DPDK is a very promising technology enabling fast data transfers into the userspace. We are bringing DPDK to the ARM

FacebookTwitterGoogle+Share
Posted in News

New DMA engines under the hood

We were quiet for some time while working on new cool DMA backends for the RSoC Framework. As the general principle of the RSoC Framework promises, it provides a vendor independent stable interfaces for hardware accelerators and the related software.

FacebookTwitterGoogle+Share
Posted in News

Throughput over 300 MB/s from FPGA to Linux userspace

RSoC Framework allows to reach throughput over 300 MB/s (2400 Mbps) in Linux on Xilinx Zynq.

FacebookTwitterGoogle+Share
Posted in News

FreeRTOS support

RSoC Framework fully supports FreeRTOS in a form of a separate device driver. Now, you can use RSoC Framework with bare-metal, FreeRTOS and Linux. Demonstration application will be added soon, so stay tuned…

FacebookTwitterGoogle+Share
Posted in News

RSoC Framework at DATE 2015

Thanks to guys from Brno University of Technology the RSoC Framework will be presented at the Design, Automation & Test in Europe (DATE) conference in Grenoble, France on 11.-13.3.2015.

FacebookTwitterGoogle+Share
Posted in News